partner-offering-banner.png

DSP Fundamentals using Python Prototyping

FPGA Authority

Member

This course provides a rigorous, unified foundation in Digital Signal Processing (DSP) theory while simultaneously building a professional Python-based prototyping and analysis workflow. It delivers a tightly sequenced progression from first principles to production-ready Python tooling.

Beginning with the mathematics of discrete-time signals, the course progresses through frequency-domain analysis, filter design, multirate systems, and adaptive filtering. Every theoretical concept is immediately expressed and validated in Python using NumPy, SciPy, and Matplotlib, giving participants a practical toolkit they can apply the day they return from training.

Key Features

Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex™ 3 FPGA C-Series, Agilex™ 5 FPGA D-Series, Agilex™ 5 FPGA E-Series, Agilex™ 7 FPGA F-Series, Agilex™ 7 FPGA I-Series, Agilex™ 7 FPGA M-Series, Agilex™ 9 FPGA Direct RF-Series, Arria® 10 Bare Die, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX FPGA, Arria® II GX FPGA, Arria® II GZ FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST FPGA, Arria® V SX FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Cyclone® II FPGA, Cyclone® III Bare Die, Cyclone® III FPGA, Cyclone® III LS FPGA, Cyclone® IV E FPGA, Cyclone® IV GX FPGA, Cyclone® V E FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE FPGA, Cyclone® V ST FPGA, Cyclone® V SX FPGA, MAX® 10 FPGA, MAX® V CPLD, Stratix® 10 AX FPGA, Stratix® 10 Bare Die, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA, Stratix® III FPGA, Stratix® IV E FPGA, Stratix® IV GT FPGA, Stratix® IV GX FPGA, Stratix® V E FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA
Offering Status Production
Prerequisites Undergraduate mathematics including complex numbers, algebra, and basic calculus (derivatives and integrals) and basic programming experience in any language
Languages English
Target Audience Hardware and Software Engineers, FPGA Designers, SoC Developers, Verification Engineers, System Architects, Managers
Duration 2 Days
Hands On Lab True
OS Support Windows,Linux

PDF of slides, lab manual and lab files

Ordering Information

Documentation & Resources

Market Segment and Sub-Segments