partner-offering-banner.png

PSI5-HOST Peripheral Sensor Interface (PSI5) Host Controller

Computer Aided Software Technologies, Inc (dba CAST)

Member

The PSI5-HOST IP core is a configurable automotive Peripheral Sensor Interface (PSI5) host controller that implements the ECU side of PSI5 communication systems. The core supports PSI5 Specification v2.3 and is backward compatible with PSI5 v1.3.

PSI5-HOST enables robust communication between ECUs and automotive sensors using low-cost two-wire communication over sensor power lines.

The core supports both synchronous and asynchronous modes, ECU-to-sensor downstream communication using tooth-gap or pulse-width encoding, and sensor-to-ECU Manchester-coded upstream messaging.

The PSI5-HOST architecture incorporates several safety-oriented features, including programmable watchdog timing slots monitoring, receive frame timestamps, and data protection using CRC or parity according to the PSI5 specification. These features allow smooth PSI5-HOST integration into ISO 26262-oriented automotive systems.

Access to the PSI5-HOST registers is provid...

The PSI5-HOST IP core is a configurable automotive Peripheral Sensor Interface (PSI5) host controller that implements the ECU side of PSI5 communication systems. The core supports PSI5 Specification v2.3 and is backward compatible with PSI5 v1.3.

PSI5-HOST enables robust communication between ECUs and automotive sensors using low-cost two-wire communication over sensor power lines.

The core supports both synchronous and asynchronous modes, ECU-to-sensor downstream communication using tooth-gap or pulse-width encoding, and sensor-to-ECU Manchester-coded upstream messaging.

The PSI5-HOST architecture incorporates several safety-oriented features, including programmable watchdog timing slots monitoring, receive frame timestamps, and data protection using CRC or parity according to the PSI5 specification. These features allow smooth PSI5-HOST integration into ISO 26262-oriented automotive systems.

Access to the PSI5-HOST registers is provided through an AMBA APB register interface. The silicon-proven PSI5-HOST core is designed to industry best practices and has been rigorously verified. Optional functional safety documents and dedicated diagnostic features help developers integrate the core into ISO 26262 safety-related automotive designs.

Key Features

  • Supported Protocols and Modes: - PSI5 v2.3 and PSI5 v1.3 protocols - 125kbps and 189kbps upstream modes - Synchronous and asynchronous communication
  • PSI5 Transmission: - Up to 8 PSI5 channels - Up to 6 timing slots per channel - 125 and 189kbps upstream modes per different channels
  • Safety Oriented Features: - Parity-protected registers & data buffer - Glitch filters, CRC and parity - Receive data slot monitor - 24-bit timestamp
  • Configurable Receive Data Memory: - Off-core SRAM or internal, flop-based options - Configurable number of frames - FIFOs or random access buffers
Expand Close
Keyfeatures main image

Offering Brief

Offering Brief

Device Family Agilex™ 3 FPGA C-Series, Agilex™ 5 FPGA D-Series, Agilex™ 5 FPGA E-Series, Agilex™ 7 FPGA F-Series, Agilex™ 7 FPGA I-Series, Agilex™ 7 FPGA M-Series, Agilex™ 9 FPGA Direct RF-Series, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST FPGA, Arria® V SX FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Cyclone® IV E FPGA, Cyclone® IV GX FPGA, Cyclone® V E FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE FPGA, Cyclone® V ST FPGA, Cyclone® V SX FPGA, MAX® 10 FPGA, Stratix® 10 AX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA
Offering Status Production
Integrated Testbench Yes
Evaluation License Yes
Design Examples Available Yes
Demo No
Compliance No
Latest Quartus Version Supported 24.3.1
Development Language Encrypted Verilog, Verilog

Verilog/System Verilog, Encrypted Verilog/System Verilog or netlist

Comprehensive documentation

Sample integration testbench

Sample synthesis and simulation scripts

IPxact register models

UVM testbench (optional extra cost)

Ordering Information

Documentation & Resources

Market Segment and Sub-Segments