HPS Peripherals, Drivers & Device Tree Development

Overview Key Features Offering Brief What's Included Ordering Information Documentation & Resources Markets

FPGA Authority

Member

Building on Linux BSP fundamentals, this course dives deep into Linux kernel driver development for HPS peripherals and custom FPGA IP on Altera SoC devices. Students write character device drivers, platform drivers, and DMA drivers, and learn to integrate custom FPGA IP blocks seamlessly into the Linux driver model. Coverage includes the Linux Device Model, DMA frameworks, and interrupt driven driver design.

Participants gain hands-on experience configuring and extending the Device Tree to expose both HPS and FPGA fabric peripherals to the kernel. The course covers the complete driver development workflow: from kernel module compilation and Device Tree overlay authoring, through sysfs and debugfs instrumentation, to user space access via UIO and mmap. Each concept is reinforced with lab exercises targeting real Altera Cyclone V / Agilex SoC hardware.

View Partner Website

Partner Product Page

Contact Now

Contact FPGA Authority

We collect personal information from you, including identifiers and geolocation data, to enhance your experience, provide customer support, and analytics. We may share this data with third-party providers. For more information, please see our Privacy Policy.

LeadSource

ASAP Account ID

Record Type Name

Key Features

Offering Brief

Device Family	Agilex™ 3 FPGA C-Series, Agilex™ 5 FPGA D-Series, Agilex™ 5 FPGA E-Series, Agilex™ 7 FPGA F-Series, Agilex™ 7 FPGA I-Series, Agilex™ 7 FPGA M-Series, Agilex™ 9 FPGA Direct RF-Series, Arria® 10 Bare Die, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST FPGA, Arria® V SX FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Cyclone® IV E FPGA, Cyclone® IV GX FPGA, Cyclone® V E FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE FPGA, Cyclone® V ST FPGA, Cyclone® V SX FPGA, MAX® 10 FPGA, Stratix® 10 AX FPGA, Stratix® 10 Bare Die, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA, Stratix® IV GX FPGA
Offering Status	Production
Prerequisites	Working knowledge of C programming. Familiarity with Linux command line usage, shell scripting, and the GNU toolchain. Basic understanding of FPGA design concepts and HPS–FPGA bridge interfaces on Altera SoC devices.
Languages	English
Target Audience	System Architects, Embedded Software Engineers, Hardware Engineers and Firmware Engineers
Duration	2 Days
Hands On Lab	True
OS Support	Windows,Linux

PDF of slides, lab manual and lab files where applicable

Ordering Information