Embedded Linux Development for Altera SoCs

Overview Key Features Offering Brief What's Included Ordering Information Documentation & Resources Markets

FPGA Authority

Member

This course is the definitive program for engineers who want to master the complete Embedded Linux software stack on Altera SoC FPGA platforms. Students progress systematically from the fundamentals of the Hard Processor System (HPS) architecture, through every stage of the boot chain (BootROM, FSBL/SPL, ARM Trusted Firmware, U-Boot), across the Linux kernel and device tree layer, through Yocto-based root filesystem construction, into FPGA fabric integration and custom Linux driver development, and finally to advanced topics including boot-time optimization, runtime performance profiling, secure boot, long-term BSP maintainability, and CI/CD integration.

View Partner Website

Partner Product Page

Contact Now

Contact FPGA Authority

We collect personal information from you, including identifiers and geolocation data, to enhance your experience, provide customer support, and analytics. We may share this data with third-party providers. For more information, please see our Privacy Policy.

LeadSource

ASAP Account ID

Record Type Name

Key Features

Offering Brief

Device Family	Agilex™ 3 FPGA C-Series, Agilex™ 5 FPGA D-Series, Agilex™ 5 FPGA E-Series, Agilex™ 7 FPGA F-Series, Agilex™ 7 FPGA I-Series, Agilex™ 7 FPGA M-Series, Agilex™ 9 FPGA Direct RF-Series, Arria® 10 Bare Die, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX FPGA, Arria® V GT FPGA, Arria® V GX FPGA, Arria® V GZ FPGA, Arria® V ST FPGA, Arria® V SX FPGA, Cyclone® 10 GX FPGA, Cyclone® 10 LP FPGA, Cyclone® IV E FPGA, Cyclone® IV GX FPGA, Cyclone® V E FPGA, Cyclone® V GT FPGA, Cyclone® V GX FPGA, Cyclone® V SE FPGA, Cyclone® V ST FPGA, Cyclone® V SX FPGA, MAX® 10 FPGA, Stratix® 10 AX FPGA, Stratix® 10 Bare Die, Stratix® 10 GX FPGA, Stratix® 10 SX FPGA, Stratix® 10 TX FPGA, Stratix® IV GX FPGA
Offering Status	Production
Prerequisites	Completion of the FPGA Authority 'Introduction to Altera SoC FPGAs' course, or equivalent hands-on HPS configuration experience in Quartus Prime. Proficiency with the Linux command line. Basic embedded software development experience.
Languages	English
Target Audience	DevOps / Build Engineers, Hardware, Firmware and Software Engineers, FPGA Designers, SoC Developers, System Architects
Duration	3 Days
Hands On Lab	True
OS Support	Windows,Linux

PDF of slides, lab manual and lab files where applicable

Ordering Information