Some of our content has been moved to altera.com and we are working on migrating the remaining content and experiences. Lets us help you find what you’re looking for.
Having a hard time finding something? Contact us
Switch to Partners
Loading
Creonic’s LTE/LTE-A IP core is an advanced, customer proven implementation of the standardized 3GPP turbo code.
By Creonic GmbH
The 50G Ethernet FPGA IP core implements the 25G & 50G Ethernet Specification, Draft 1.4 from the 25 Gigabit Ethernet Consortium and the IEEE 802.3by 25Gb Ethernet draft. The IP core provides standard media access control (MAC), physical coding sublayer (PCS), and PMA functions. The PHY comprises the PCS and PMA.
By Altera
MLE 50G TCP/IP is a stand-alone TCP/IP Stack Full Accelerator Subsystem allowing 50Gbps communication at full line rate and low latency. It includes TCP, IP, MAC Layer, supports 128-bit wide full duplex data width, and pipelines all-RTL implementation for high throughput and ultra low Latency.
By Missing Link Electronics
UDP/IP Full Accelerator for 50G UDP/IP connections. Including UDP, IP, MAC Layer. Pipelined all-RTL implementation for ultra low Latency.
Low-density parity-check (LDPC) IP helps transmit and receive messages over noisy channels. This IP implements LDPC codes compliant with the 3rd generation partnership project 5G specification.
800G IP core for Agilex™ 7 I/M series FPGAs with 112Gbps transceivers. ETC-compliant 800Gbps Ethernet for networks, switches, and NICs using eight 112Gbps lanes and a single 800G MAC.
By Hitek Systems LLC
The 802.11ax (Wi-Fi 6) IP Core is a next-gen wireless solution built for high-throughput, low-latency, and dense networks. Fully compliant with IEEE 802.11ax, it features OFDMA, MU-MIMO, 1024-QAM, and Target Wake Time.
By Qbit Labs Incorporation
The most comprehensive timing training which deals with simple and very complex, low and high speed timing violation. Write complex SDC files for advanced use cases. Analyze timing violation and apply a solution from an arsenal of options. Use the device architecture and tricks to solve complex issues.
By HandsOn-Training
Full standalone hardware only solution of an adjustable Counter Clock
By NetTimeLogic GmbH