banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

Loading

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

Optical Transport

We offer both OTN applications, such as Add/Drop Multiplexer (ADM), Muxponders, Transponders, Regenerators etc, for speeds from 1Gbps to 1.6 Tbps. Client support of Ethernet, Fibre Channel, OTN, SONET, and SDH. Line support of FlexO and OTU.Including all overhead processing, synchronization, software API / SDK

View Details Right arrow Right arrow
/
Offerings Image

Optically Coupled Precision Timing

Optically Coupled Precision Timing

View Details Right arrow Right arrow
/

P-Tile PCIe* Hard IP

P-Tile is an FPGA companion tile that supports PCI Express* configurations up to PCIe 4.0 x16 in Endpoint (EP), Root Port (RP) and Transaction Layer (TL) Bypass modes. PCIe 3.0 and 4.0 configurations are natively supported.

View Details Right arrow Right arrow
Altera logo
Offerings Image

P4 Suite for Altera

The P4 Suite for FPGA is a high-level design tool that enables rapid development of custom networking data plane functionality using the P4 programming language. P4 is an open-source, domain-specific language designed to describe how a packet is processed by a data plane device.

View Details Right arrow Right arrow
/

Packet Switching

We offer UltraEthernet and RoCEv2, GPON, XGS-PON,25G-PON & 50G-PON, Ethernet from 1G to 1.6T PCS/MAC/FEC, Packet Processing, Traffic Managers, 4G & 5G Mobile Front and Backhaul, Sub-nanosecond timestamping, MPLS-TP & Ethernet OAM, IP4&IP6 forwarding, 1588v2 and SYNC-E, Datacenter Offload, 600G FlexEthernet, vEPC, 100G PLE

View Details Right arrow Right arrow
/
Offerings Image

Parretto DisplayPort IP Core

The Parretto DisplayPort is a resource optimized DisplayPort v1.4 IP Core solution for FPGA devices. Designed for easy of use, the core is available as both source (DPTX) and sink (DPRX).

View Details Right arrow Right arrow
/
Offerings Image

Partial Reconfiguration with Altera FPGAs

Partial Reconfiguration (PR) allows a defined region of an FPGA to be reconfigured at runtime while the remainder of the device continues to operate without interruption.

View Details Right arrow Right arrow
/
Offerings Image

PCB Design Services

PCB design, including supply chain under ODM model, includes complex high-speed systems, RF systems up to 120GHz, and mixed-signal PCBs.

View Details Right arrow Right arrow
/

PCI-M32: 32-bit, 33 MHz PCI Master/Target

The PCI-M32 implements a master/target PCI interface compliant with the PCI 2.3 specification. It supports a 32-bit address/data bus and operates up to 33 MHz PCI clock.

View Details Right arrow Right arrow
/
Showing 667-675 of 939 Offerings