banner

Find Offerings

Switch to Partners

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

Loading

By Source
Offering Types
Region
Device Family
Market Segments
Program Level
Sort by

TOD Master (Time of Day, NMEA)

Full standalone hardware solution of a TOD Master

TOD Slave ( Time of Day, NMEA, UBX, TSIP, ESIP)

Full standalone hardware only solution of a TOD Slave

Tone Mapping Operator FPGA IP

The Tone Mapping Operator (TMO) FPGA IP corrects poorly exposed images and video to reveal invisible details.

TPC IP

Turbo Product Codes (TPC) are powerful Forward Error Correction (FEC) schemes that offer strong error-correcting capability with moderate complexity. TPCs are widely adopted in satellite communications, deep-space telemetry, aerospace systems, and military-grade networks, where low bit-error rates (BER) and high data integrity are essential under challenging noise conditions.

TR10a-HL Arria® 10 FPGA Development Kit

Terasic TR10a-HL Development Kit provides the ideal hardware solution for designs that demand high capacity and bandwidth memory interfacing, ultra-low latency communication, and power efficiency. With a full-height, 1/2-length form-factor package, the TR10a-HL is designed for the most demanding high-end applications, empowered with the top-of-the-line Altera Arria 10 GX, delivering the best system-level integration and flexibility in the industry.

TR10a-HL2 Arria® 10 FPGA Development Kit

Terasic’s TR10a-HL2 is designed to advance the agility, flexibility and speed and delivers blazing performance in cloud and data center applications.

Offerings Image

Training Partner

Gaining knowledge and skills is crucial in the world of electronics development to stay competitive in today’s fast growing world of technology. Do you wish to enhance your design skills so you can complete your projects faster? Sign up for one of our training in the field of electronics development tooling and design methodology.Altera FPGA training: - Introduction to VHDL. - Advanced VHDL Design Techniques. -Quartus® Prime Design Software: Foundation. - Introduction to the Platform Designer System Integration Tool (Qsys). - Designing with Nios® II Processor. -Quartus® Prime Software: Timing Analysis with Timing Analyzer. - Designing with an ARM-based SoC.Go to the website of Transfer DSW B.V and make a selection from the list of available trainings dates.

Transparent Compression

Eideticom’s NoLoad Transparent Compression delivers high-performance inline data compression. Its NVMe-compliant interface ensures native driver support across all CPU platforms and operating systems, including Linux, FreeBSD, and Windows.

Triple-Speed Ethernet FPGA IP

A complete 10/100/1000 Mbps Ethernet IP with flexible IP options including MAC only, PCS only, MAC + PCS, MAC + PCS + PMA, PCS + PMA.