Synthesis and Netlist Viewers Resource Center

The Quartus® Prime and Quartus® II software includes advanced integrated synthesis and interfaces with other third-party synthesis tools. The software also offers schematic netlist viewers that you can use to analyze a design's structure and see how the software interpreted your design.

For a brief overview of synthesis features, refer to the Synthesis product page.

To search for known issues and technical support solutions related to synthesis or the netlist viewers, use FPGA’s Knowledge Database. You can also visit the FPGA Forum to connect and discuss technical issues with other FPGA users.

For further technical support, use mySupport to create, view, and update service requests.

Synthesis Resources

Table 1 provides links to available documentation on Quartus® Prime integrated synthesis and interfaces with third-party synthesis tools.

Table 1. Synthesis Documentation

Title	Description
Quartus® Prime Integrated Synthesis	This handbook chapter documents the design flow and language support in the Quartus® Prime software. It explains how to improve and control your synthesis results with Quartus® Prime synthesis options, attributes, and other features. It also discusses node-naming conventions and how to preserve nodes through synthesis.
Synplify Support	This handbook chapter documents support for the Synplicity Synplify and Synplify Pro software in the Quartus® Prime software, as well as key design methodologies and techniques for achieving good results in FPGA devices.
Mentor Graphics® Precision RTL Support	This handbook chapter documents support for the Mentor Graphics Precision RTL Synthesis software in the Quartus® Prime software, as well as key design methodologies and techniques for achieving good results in FPGA devices.

Table 2 provides links to available training and demonstrations on Quartus II integrated synthesis and interfaces with third-party synthesis tools.

Table 2. Synthesis Training

Title	Description
Using the Altera® Quartus® Prime Standard Edition Software: An Introduction (Online Course)	In this introductory training, you will become familiar with the basics of the easy-to-use Altera® Quartus® Prime Standard Edition software design environment. You will learn about the steps involved in the basic FPGA design flow and how to use the software in the flow, going from design entry to device programming all within one tool. Project creation and management, design and I/O assignments, and simulation are also covered. This is a 1.5-hour online course.
University Self-Guided Lab: Become an FPGA Designer in 4 Hours (Online Tutorial)	This course gives you basic skills to design with Altera® FPGAs in 4 hour using a mixture of lecture, demonstrations & labs. Learn architectural features of Altera® FPGAs & how the Altera® Quartus® Prime software works. This is a 4-hour online interactive tutorial course.
Using Quartus® Software (Instructor-Led Course)	This instructor-led class is taught in a virtual classroom over 2 half days of instruction. To perform the lab exercises, you will connect to a remote computer provided by Altera® FPGA Training and pre-configured with all the necessary tools. Information required to connect to the remote system will be provided during the class. This is a 1-day instructor-led course or 8-hour online course.
Using Altera Quartus Software (Instructor-Led Course)	This learning plan will introduce you to the Quartus® Prime Pro software. It is designed for users with some basic understanding of the Quartus Prime Pro software who want to increase their learning, or users familiar with the Quartus Prime Standard or Lite software who need upgrade to the Quartus Prime Pro software. This is a 1-day instructor-led course or 8-hour online course.

Netlist Viewers Resources

Table 3 provides a link to available documentation on the Quartus II netlist viewers.

Table 3. Netlist Viewers Documentation

Resource	Description
Optimizing the Design Netlist	This handbook chapter describes the user interface and features of the viewers and provides examples. The RTL viewer, state machine viewer, and technology map viewer provide powerful ways to view your initial and fully mapped synthesis results during the debugging, optimization, or constraint entry process.

Table 4 provides links to available training and demonstrations on the Quartus II® netlist viewers.

Table 4. Netlist Viewers Training

Resource	Description
Altera® Quartus® Software – Netlist Viewers & Cross Probing (Online Demonstration)	In this training, you will get an introduction to the netlist viewers and the cross probing feature in the Altera® Quartus® software. This is a 5-minute demonstration.

Resource

Description

Altera® Quartus® Software – Netlist Viewers & Cross Probing
(Online Demonstration)

In this training, you will get an introduction to the netlist viewers and the cross probing feature in the Altera® Quartus® software.

This is a 5-minute demonstration.

High-Performance

Mid-Range

Power and Cost-Optimized

AI Development Tools

FPGA Design & Simulation Tools

Embedded Design Tools & Software

IP Development Tools

High-Performance

Mid-Range

Power and Cost-Optimized

Interfaces

Memory Controllers

Digital Signal Processing & AI

Soft Embedded Processors

Transceivers & Basic Functions

FPGA Development Tools

Embedded Tools

Add-On Development Tools

Design Hubs

Developer Centers

Training

FPGA Developer Site

Design Store

All FPGA Documentation

Synthesis and Netlist Viewers Resource Center

Synthesis Resources

Table 1. Synthesis Documentation

Table 2. Synthesis Training

Netlist Viewers Resources

Table 3. Netlist Viewers Documentation

Table 4. Netlist Viewers Training

Products

High-Performance

Mid-Range

Power and Cost-Optimized

AI Development Tools

FPGA Design & Simulation Tools

Embedded Design Tools & Software

IP Development Tools

High-Performance

Mid-Range

Power and Cost-Optimized

Interfaces

Memory Controllers

Digital Signal Processing & AI

Soft Embedded Processors

Transceivers & Basic Functions

Solutions

Design

FPGA Development Tools

Embedded Tools

Add-On Development Tools

Design Hubs

Developer Centers

Training

FPGA Developer Site

Design Store

All FPGA Documentation

Support

About

Contact Us

Synthesis and Netlist Viewers Resource Center

Synthesis Resources

Table 1. Synthesis Documentation

Table 2. Synthesis Training

Netlist Viewers Resources

Table 3. Netlist Viewers Documentation

Table 4. Netlist Viewers Training