Skip to main content
Home

Search

×
Info Icon

Some of our content has been moved to altera.com and we are working on migrating the remaining content and experiences. Lets us help you find what you’re looking for.

Find what you're looking for through Altera Platform

Community Forums Partner Network Training

Find Resources on Intel's platforms

Software Downloads Design Examples Documentation Product Support PCB Resources Find KDB

Having a hard time finding something? Contact us

  • Products

    Products

    View All Products
    FPGAs, SoCs, CPLDs
    High-Performance
    Agilex 9 Agilex 7 Stratix 10
    Mid-Range
    Agilex 5 Arria 10 Arria V
    Power and Cost-Optimized
    Agilex 3 MAX 10 MAX V Cyclone 10 Cyclone V Cyclone IV
    Development Software & Tools
    AI Development Tools
    FPGA AI Suite
    FPGA Design & Simulation Tools
    Quartus Prime Design Software Power and Thermal Analyzer Questa* – Altera FPGA Edition Advanced Link Analyzer Open FPGA Stack (OFS) Transceiver Toolkit
    Embedded Design Tools & Software
    Nios V Ashling RISCFree IDE Visual Designer Studio Intel Simics Simulator for Altera FPGAs ARM SoC EDS
    IP Development Tools
    DSP Builder Altera FPGA Add-on for oneAPI Base Toolkit P4 Suite for FPGAs
    Development Kits
    High-Performance
    Agilex 9 Agilex 7 Stratix 10
    Mid-Range
    Agilex 5 Arria 10 Arria V
    Power and Cost-Optimized
    Agilex 3 MAX 10 MAX V Cyclone 10 Cyclone V Cyclone IV
    Intellectual Property
    Interfaces
    PCI Express Compute Express Link (CXL) Ethernet Audio / Video Communication High Speed Serial Networking / Security
    Memory Controllers
    DMA Flash SDRAM SRAM
    Digital Signal Processing & AI
    AI Video & Image Processing Floating Point Error Correction Modulation Filters / Transforms
    Soft Embedded Processors
    Nios V RISC V
    Transceivers & Basic Functions
    Clocks, PLLs & Resets Transceivers Simulation, Debug & Verification
  • Solutions

    Solutions

    Industries
    Broadcast & Pro AV Consumer Electronics Financial Services
    Industrial Medical Military, Aerospace & Government
    Test & Measurement Transportation Wireless Wireline
    Technolgy
    AI Security Sensor Interfaces
  • Design

    Design

    View All Design
    Download & License Center
    FPGA Development Tools
    Quartus Prime Pro Quartus Prime Standard Quartus Prime Lite Quartus II Subscription Edition Quartus II Web Edition
    Embedded Tools
    Arm* Development Studio for Altera® SoC FPGA Altera® SoC EDS Pro Altera® SoC EDS Standard
    Add-On Development Tools
    DSP Builder Pro DSP Builder Standard SDK for OpenCL™ Pro SDK for OpenCL™ Standard SDK for OpenCL™ Subscription Edition SDK for OpenCL™ Web Edition FPGA AI Suite Self Service License Center Licensing Support Center
    Simulation Tools
    Questa*-Altera® FPGA Edition Pro Questa*-Altera® FPGA Edition Standard ModelSim-Altera® FPGAs Pro ModelSim-Altera® FPGAs Standard Simics® Simulator for Altera® FPGA
    Utilities
    Flexlm License Daemons Software Advanced Link Analyzer Pro Advanced Link Analyzer Standard Jam STAPL Player Jam STAPL Byte-Code Player
    Design Hubs & Training
    Design Hubs
    Agilex 7 Agilex 5 Agilex 3 View all Design Hubs
    Developer Centers
    Stratix 10 Arria 10 Cyclone 10 GX Cyclone 10 LP MAX 10 View all Developer Centers
    Training
    Training Overview My Learning eLearning Catalog Instructor-Led Training Catalog All Altera FPGA Training Learning Plans How to Begin a Simple FPGA Design How To Videos
    Example Designs
    FPGA Developer Site
    Example Designs Zephyr Drivers Linux Drivers See All
    Design Store
    Agilex 7 Agilex 5 MAX 10 See All
    Documentation
    All FPGA Documentation
    By Product Family IP Docs Dev Software Docs Release Notes Application Notes Device Overviews Datasheets Errata/Known Issues User Guides Pin Connection Guidelines Pinouts Package Drawings
    Design Resources
    Quartus Support Center Step-by-Step Dev Guidance Example Designs Docs & Resources by Family PCB Resources Package Drawings Pinouts Quality & Reliablity Find Boards / Dev Kits Find IP Find Partners Find Knowledge Articles
    Partners
    Find Partners Find Offerings About ASAP Join Now Sign In
  • Support

    Support

    Support
    Community Forums Knowledge Articles
    Premier Support Quality & Reliability
  • About

    About

    About
    Company Overview Newsroom
    Careers Blogs
    Events
  • Contact Us

    Contact Us

    • FPGAs, SoCs, CPLDs
      • High-Performance
        • Agilex 9
        • Agilex 7
        • Stratix 10
      • Mid-Range
        • Agilex 5
        • Arria 10
        • Arria V
      • Power and Cost-Optimized
        • Agilex 3
        • MAX 10
        • MAX V
        • Cyclone 10
        • Cyclone V
        • Cyclone IV
    • Development Software & Tools
      • AI Development Tools
        • FPGA AI Suite
      • FPGA Design & Simulation Tools
        • Quartus Prime Design Software
        • Power and Thermal Analyzer
        • Questa* – Altera FPGA Edition
        • Advanced Link Analyzer
        • Open FPGA Stack (OFS)
        • Transceiver Toolkit
      • Embedded Design Tools & Software
        • Nios V
        • Ashling RISCFree IDE
        • Visual Designer Studio
        • Intel Simics Simulator for Altera FPGAs
        • ARM SoC EDS
      • IP Development Tools
        • DSP Builder
        • Altera FPGA Add-on for oneAPI Base Toolkit
        • P4 Suite for FPGAs
    • Development Kits
      • High-Performance
        • Agilex 9
        • Agilex 7
        • Stratix 10
      • Mid-Range
        • Agilex 5
        • Arria 10
        • Arria V
      • Power and Cost-Optimized
        • Agilex 3
        • MAX 10
        • MAX V
        • Cyclone 10
        • Cyclone V
        • Cyclone IV
    • Intellectual Property
      • Interfaces
        • PCI Express
        • Compute Express Link (CXL)
        • Ethernet
        • Audio / Video
        • Communication
        • High Speed
        • Serial
        • Networking / Security
      • Memory Controllers
        • DMA
        • Flash
        • SDRAM
        • SRAM
      • Digital Signal Processing & AI
        • AI
        • Video & Image Processing
        • Floating Point
        • Error Correction
        • Modulation
        • Filters / Transforms
      • Soft Embedded Processors
        • Nios V
        • RISC V
      • Transceivers & Basic Functions
        • Clocks, PLLs & Resets
        • Transceivers
        • Simulation, Debug & Verification
    View All Products
    • Industries
        • Broadcast & Pro AV
        • Consumer Electronics
        • Financial Services
        • Industrial
        • Medical
        • Military, Aerospace & Government
        • Test & Measurement
        • Transportation
        • Wireless
        • Wireline
    • Technolgy
        • AI
        • Security
        • Sensor Interfaces
    • Download & License Center
      • FPGA Development Tools
        • Quartus Prime Pro
        • Quartus Prime Standard
        • Quartus Prime Lite
        • Quartus II Subscription Edition
        • Quartus II Web Edition
      • Embedded Tools
        • Arm* Development Studio for Altera® SoC FPGA
        • Altera® SoC EDS Pro
        • Altera® SoC EDS Standard
      • Add-On Development Tools
        • DSP Builder Pro
        • DSP Builder Standard
        • SDK for OpenCL™ Pro
        • SDK for OpenCL™ Standard
        • SDK for OpenCL™ Subscription Edition
        • SDK for OpenCL™ Web Edition
        • FPGA AI Suite
        • Self Service License Center
        • Licensing Support Center
      • Simulation Tools
        • Questa*-Altera® FPGA Edition Pro
        • Questa*-Altera® FPGA Edition Standard
        • ModelSim-Altera® FPGAs Pro
        • ModelSim-Altera® FPGAs Standard
        • Simics® Simulator for Altera® FPGA
      • Utilities
        • Flexlm License Daemons Software
        • Advanced Link Analyzer Pro
        • Advanced Link Analyzer Standard
        • Jam STAPL Player
        • Jam STAPL Byte-Code Player
    • Design Hubs & Training
      • Design Hubs
        • Agilex 7
        • Agilex 5
        • Agilex 3
        • View all Design Hubs
      • Developer Centers
        • Stratix 10
        • Arria 10
        • Cyclone 10 GX
        • Cyclone 10 LP
        • MAX 10
        • View all Developer Centers
      • Training
        • Training Overview
        • My Learning
        • eLearning Catalog
        • Instructor-Led Training Catalog
        • All Altera FPGA Training
        • Learning Plans
        • How to Begin a Simple FPGA Design
        • How To Videos
    • Example Designs
      • FPGA Developer Site
        • Example Designs
        • Zephyr Drivers
        • Linux Drivers
        • See All
      • Design Store
        • Agilex 7
        • Agilex 5
        • MAX 10
        • See All
    • Documentation
      • All FPGA Documentation
        • By Product Family
        • IP Docs
        • Dev Software Docs
        • Release Notes
        • Application Notes
        • Device Overviews
        • Datasheets
        • Errata/Known Issues
        • User Guides
        • Pin Connection Guidelines
        • Pinouts
        • Package Drawings
    • Design Resources
        • Quartus Support Center
        • Step-by-Step Dev Guidance
        • Example Designs
        • Docs & Resources by Family
        • PCB Resources
        • Package Drawings
        • Pinouts
        • Quality & Reliablity
        • Find Boards / Dev Kits
        • Find IP
        • Find Partners
        • Find Knowledge Articles
    • Partners
        • Find Partners
        • Find Offerings
        • About ASAP
        • Join Now
        • Sign In
    View All Design
    • Support
        • Community Forums
        • Knowledge Articles
        • Premier Support
        • Quality & Reliability
    • About
        • Company Overview
        • Newsroom
        • Careers
        • Blogs
        • Events
  • Contact Us

Breadcrumb

...
Design Resources
  • 10 Gbps Ethernet IP Core Resource Center
  • Agilex™ 5 Device Quick Links
  • Agilex™ 7 Device Quick Links
  • Arria® 10 Device Quick Links
  • Board Developer Center
  • Cyclone® 10 GX FPGAs and SoC FPGAs Quick Links
  • Cyclone® 10 LP FPGAs and SoC FPGAs Quick Links
  • DSP IP Support Center
  • Device Configuration Support Center
  • DisplayPort IP Support Center
  • FPGA Device and Product Collections
  • FPGA Ethernet Support Center
  • JESD204 IP
  • MAX® 10 FPGAs and SoC FPGAs Quick Links
  • Nios® II Processor Bare-Metal Developer Center
  • Nios® V Processor Developer Center
  • PCI Express* IP Support Center
  • PCI* Express (PCIe*) IP Core Resource Center
  • RapidIO IP Core Resource Center
  • Serial Digital Interface (SDI) II IP Core Resources
  • Serial Digital Interface (SDI) IP Core Resource Center
  • Signal Integrity Basics
  • Signal and Power Integrity Support Center
  • Stratix® 10 FPGAs and SoC FPGAs Quick Links
  • System Architect Developer Center
  • Transceiver PHY IP Support Center
FPGA Power Solutions Resources
  • Early Power Estimators (EPE) and Power Analyzer
  • FPGA SmartVID
  • FPGA Total Power Components Introduction
  • On-Chip Hot-Socketing & Power-Sequencing Support
  • Power Distribution Network
  • Power Supply Integrity
  • Power Supply Regulation
  • PowerPlay Power Analyzer Support Resources
  • Thermal Management
Power Distribution Network
Hero Banner image

Power Distribution Network

The power distribution network (PDN) design tool is a graphical tool used with all FPGAs to optimize the board-level PDN. Learn more about the model and related tools.

Power Distribution Network Model Tools PDN Tool 2.0 Known Issues
left arrow
right arrow

Power Distribution Network Support provides resources for Agilex™ 7, Agilex™ 5, Agilex™ 3, Stratix® 10, Arria® 10, Cyclone® 10, Stratix® V and Arria® V devices.

Get additional support for Agilex™ 7 System Architecture, Agilex™ 5 System Architecture and the Agilex™ 3 System Architecture, step-by-step guided journeys for standard development flows surfacing the key critical resources and documentation.

For other devices, search the Device and Product Support Collections.

The easy-to-use power distribution network (PDN) design tool is a graphical tool used with all FPGAs to optimize the board-level PDN. The purpose of the board-level PDN is to distribute power and return currents from the voltage regulating module (VRM) to the FPGA power supplies, and support optimal transceiver signal integrity and FPGA performance.

Power Distribution Network Model

For each power supply, you must choose a network of bulk and ceramic decoupling capacitors. While you can use SPICE simulation to simulate the circuit, the PDN design tool provides a fast, accurate, and interactive way to determine the right number of decoupling capacitors for optimal cost and performance trade-offs. By determining the optimal set of decoupling capacitors for a given design, you can save board space and ease the board layout process.
 

You can select the number and values of the capacitors in the spreadsheet (see Figure 1), and the tool calculates the composite impedance of the PDN along with the impedance characteristics of the VRM, the decoupling capacitors and their mounting inductance, the PCB, and the FPGA with on-package and on-chip capacitors.
 

design board image

To achieve optimal performance, the composite impedance must meet the target impedance (see Figure 2) up until the PCB cutoff frequency (FEFFECTIVE). The target impedance is derived from FPGA power requirements. The Power Analyzer in the Quartus® Prime and Quartus® II development software allows you to accurately analyze the FPGA's power consumption for each power rail.

Expand Close
design board image

The PDN printed circuit board design methodology is described in detail in AN 574: Printed Circuit Board (PCB) Power Delivery Network (PDN) Design Methodology. It also describes the role of the FEFFECTIVE in designing an efficient system power delivery solution.

Design with confidence using our tools and board design guidelines and get your design right the first time with the right performance and cost trade-offs.

Tools

Power Delivery Network (PDN) tool do not support Agilex™ 7 Devices (Agilex™ 7 Devices PDN design guideline is based on time domain simulation and worst step load at package level; however, PDN tool design guideline is based on frequency simulation and target impedance).

  • AN 910: Agilex™ 7 Devices Power Distribution Network Design Guidelines
  • Agilex™ 5 FPGAs and SoCs Power Distribution Network Design Guidelines
  • Agilex™ 3 FPGAs and SoCs Power Distribution Network Design Guidelines
  • AN 750: Using the FPGA PDN Tool to Optimize Your Power Delivery Network Design
  • Device-Specific Power Delivery Network (PDN) Tool 2.0 User Guide
    • Power Delivery Network (PDN) Tool for Stratix® 10, Arria® 10 and Cyclone® 10 GX Devices (ZIP)
    • Power Delivery Network (PDN) Tool for MAX® 10 Devices (ZIP) For Arria® 10 devices, please do not use previous version of Arria® 10 device PDN tool combined in the MAX® 10 device PDN tool. The latest version of Arria® 10 device PDN tool and Stratix® 10 device PDN tool is already available through the link above.
    • Power Delivery Network (PDN) Tool 2.0 for Arria® V, Stratix® V, Cyclone® V, Cyclone® IV, and Arria® II GZ Devices (ZIP)
  • Device-Specific Power Delivery Network (PDN) Tool User Guide
    • Power Delivery Network (PDN) Tool for Stratix® IV Devices (ZIP)
    • Power Delivery Network (PDN) Tool for Stratix® III Devices (ZIP)
    • Power Delivery Network (PDN) Tool for Arria® II GX Devices (ZIP)
  • Power Delivery Network (PDN) Tool User Guide
    • Power Delivery Network (PDN) Tool (ZIP) (device agnostic)

PDN Tool 2.0 Known Issues

Expand All

Collapse All

Due to a Microsoft security update, users may experience one of the following symptoms when using the PDN tool:
 

  1. Buttons do not work.
  2. A run-time error: "Object doesn't support this property or method" appears after opening the PDN tool.

Microsoft has released an update to fix this issue, please go to the corresponding Microsoft Support Page based on your Excel version:

  • Excel 2013

If the above update does not fix the issue, or if you do not have access to these updates, try the following workarounds:

  1. Reboot the computer if you've installed the above update.
  2. Close all Microsoft Office applications including Excel and Word.
  3. Open a Windows Explorer, and enter "%temp%" (without quotes) into the address bar.
  4. Press "Ctrl" + "F" and enter ".exd" (without quotes) into the search box.
  5. If any files with the extension ".exd" are found, select and delete ALL found files.
  6. Next, enter "%appdata%" (without quotes) into the address bar. Again, press "Ctrl" + "F" and search for ".exd", and delete ALL found files.
  7. Reopen the PDN tool.

If the issues remain, follow these steps:

  1. Open the PDN tool, go to "File" -> "Info" -> "Compatibility Mode" and click the "Convert" button.
  2. If a pop-up appears, click "OK" to proceed with conversion, and then click "Yes" to reopen the workbook The previous steps convert the original ".xls" PDN file into a ".xlsm" file. The newly created file should not exhibit the original issue.

Microsoft's description for this issue can be found at: https://support.microsoft.com/kb/2726958

Due to the Excel 2013 stability issue, Excel 2013 may crash when you open the EPE, and an error "Excel has stopped working. A problem caused the program to stop working correctly. Windows will close the program and notify you if a solution is available" appears.
 

To solve the problem, please install the Microsoft Office 2013 Service Pack.

You can also find more information about this update on the Microsoft Support web page: https://support.microsoft.com/en-us/kb/2817430/

Still Have Questions?

Get answers for the most common design issues.

Search the Knowledge Base
footerbackground
site-footer-logo
Products
  • FPGA, SoCs, CPLD’s
  • Development Software & Tools
  • Development Kits
  • Intellectual Property
Design
  • Download & License Center
  • Design Hub
  • Documentation
  • Training
  • Design Examples
  • Design Resources
  • Partner Network
Support
  • Community Forum
  • Premier Support
  • Knowledge Articles
  • Quality & Reliability
About
  • Company Overview
  • Newsroom
  • Careers
© Altera Corporation Terms of Use Privacy Policy Cookies Trademarks PSIRT