Skip to main content
Home

Search

×
Info Icon

Some of our content has been moved to altera.com and we are working on migrating the remaining content and experiences. Lets us help you find what you’re looking for.

Find what you're looking for through Altera Platform

Community Forums Partner Network Training

Find Resources on Intel's platforms

Software Downloads Design Examples Documentation Product Support PCB Resources Find KDB

Having a hard time finding something? Contact us

  • Products

    Products

    View All Products
    FPGAs, SoCs, CPLDs
    High-Performance
    Agilex 9 Agilex 7 Stratix 10
    Mid-Range
    Agilex 5 Arria 10 Arria V
    Power and Cost-Optimized
    Agilex 3 MAX 10 MAX V Cyclone 10 Cyclone V Cyclone IV
    Development Software & Tools
    AI Development Tools
    FPGA AI Suite
    FPGA Design & Simulation Tools
    Quartus Prime Design Software Power and Thermal Calculator Questa* – Altera FPGA Edition Advanced Link Analyzer Open FPGA Stack (OFS) Transceiver Toolkit
    Embedded Design Tools & Software
    Nios V Ashling RISCFree IDE Visual Designer Studio Intel Simics Simulator for Altera FPGAs ARM SoC EDS
    IP Development Tools
    DSP Builder Altera FPGA Add-on for oneAPI Base Toolkit P4 Suite for FPGAs
    Development Kits
    High-Performance
    Agilex 9 Agilex 7 Stratix 10
    Mid-Range
    Agilex 5 Arria 10 Arria V
    Power and Cost-Optimized
    Agilex 3 MAX 10 MAX V Cyclone 10 Cyclone V Cyclone IV
    Intellectual Property
    Interfaces
    PCI Express Compute Express Link (CXL) Ethernet Audio / Video Communication High Speed Serial Networking / Security
    Memory Controllers
    DMA Flash SDRAM SRAM
    Digital Signal Processing & AI
    AI Video & Image Processing Floating Point Error Correction Modulation Filters / Transforms
    Soft Embedded Processors
    Nios V RISC V
    Transceivers & Basic Functions
    Clocks, PLLs & Resets Transceivers Simulation, Debug & Verification
  • Solutions

    Solutions

    Industries
    AI Broadcast & Pro AV Consumer Electronics Financial Services
    Industrial Medical Military, Aerospace & Government Security
    Test & Measurement Transportation Wireless Wireline
  • Design

    Design

    View All Design
    Download & License Center
    FPGA Development Tools
    Quartus Prime Pro Quartus Prime Standard Quartus Prime Lite
    Embedded Tools
    Arm* Development Studio SoC FPGA Embedded Development Suite
    Add-On Development Tools
    DSP Builder Questa*-FPGA ModelSim-FPGA SimicsSimulator for Altera FPGA Self Service License Center Licensing Support Center
    Design Hubs & Training
    Design Hubs
    Agilex 7 Agilex 5 Agilex 3 View all Design Hubs
    Developer Centers
    Stratix 10 Arria 10 Cyclone 10 GX Cyclone 10 LP MAX 10 View all Developer Centers
    Training
    Training Overview My Learning eLearning Catalog Instructor-Led Training Catalog All Altera FPGA Training Learning Plans How to Begin a Simple FPGA Design How To Videos
    Example Designs
    FPGA Developer Site
    Example Designs Zephyr Drivers Linux Drivers See All
    Design Store
    Agilex 7 Agilex 5 MAX 10 See All
    Documentation
    All FPGA Documentation
    By Product Family IP Docs Dev Software Docs Release Notes Application Notes Device Overviews Datasheets Errata/Known Issues User Guides Pin Connection Guidelines Pinouts Package Drawings
    Design Resources
    Quartus Support Center Step-by-Step Dev Guidance Examples Designs Docs & Resources by Family PCB Resources Package Drawings Pinouts Quality & Reliablity Find Boards / Dev Kits Find IP Find Partners Find Knowledge Articles
    Partners
    Find Partners Find Offerings About ASAP Join Now Sign In
  • Support

    Support

    Support
    Community Forums Knowledge Articles
    Premier Support Quality & Reliability
  • About

    About

    About
    Company Overview Newsroom
    Careers Blogs
    Events
  • Contact Us

    Contact Us

    • FPGAs, SoCs, CPLDs
      • High-Performance
        • Agilex 9
        • Agilex 7
        • Stratix 10
      • Mid-Range
        • Agilex 5
        • Arria 10
        • Arria V
      • Power and Cost-Optimized
        • Agilex 3
        • MAX 10
        • MAX V
        • Cyclone 10
        • Cyclone V
        • Cyclone IV
    • Development Software & Tools
      • AI Development Tools
        • FPGA AI Suite
      • FPGA Design & Simulation Tools
        • Quartus Prime Design Software
        • Power and Thermal Calculator
        • Questa* – Altera FPGA Edition
        • Advanced Link Analyzer
        • Open FPGA Stack (OFS)
        • Transceiver Toolkit
      • Embedded Design Tools & Software
        • Nios V
        • Ashling RISCFree IDE
        • Visual Designer Studio
        • Intel Simics Simulator for Altera FPGAs
        • ARM SoC EDS
      • IP Development Tools
        • DSP Builder
        • Altera FPGA Add-on for oneAPI Base Toolkit
        • P4 Suite for FPGAs
    • Development Kits
      • High-Performance
        • Agilex 9
        • Agilex 7
        • Stratix 10
      • Mid-Range
        • Agilex 5
        • Arria 10
        • Arria V
      • Power and Cost-Optimized
        • Agilex 3
        • MAX 10
        • MAX V
        • Cyclone 10
        • Cyclone V
        • Cyclone IV
    • Intellectual Property
      • Interfaces
        • PCI Express
        • Compute Express Link (CXL)
        • Ethernet
        • Audio / Video
        • Communication
        • High Speed
        • Serial
        • Networking / Security
      • Memory Controllers
        • DMA
        • Flash
        • SDRAM
        • SRAM
      • Digital Signal Processing & AI
        • AI
        • Video & Image Processing
        • Floating Point
        • Error Correction
        • Modulation
        • Filters / Transforms
      • Soft Embedded Processors
        • Nios V
        • RISC V
      • Transceivers & Basic Functions
        • Clocks, PLLs & Resets
        • Transceivers
        • Simulation, Debug & Verification
    View All Products
    • Industries
        • AI
        • Broadcast & Pro AV
        • Consumer Electronics
        • Financial Services
        • Industrial
        • Medical
        • Military, Aerospace & Government
        • Security
        • Test & Measurement
        • Transportation
        • Wireless
        • Wireline
    • Download & License Center
      • FPGA Development Tools
        • Quartus Prime Pro
        • Quartus Prime Standard
        • Quartus Prime Lite
      • Embedded Tools
        • Arm* Development Studio
        • SoC FPGA Embedded Development Suite
      • Add-On Development Tools
        • DSP Builder
        • Questa*-FPGA
        • ModelSim-FPGA
        • SimicsSimulator for Altera FPGA
        • Self Service License Center
        • Licensing Support Center
    • Design Hubs & Training
      • Design Hubs
        • Agilex 7
        • Agilex 5
        • Agilex 3
        • View all Design Hubs
      • Developer Centers
        • Stratix 10
        • Arria 10
        • Cyclone 10 GX
        • Cyclone 10 LP
        • MAX 10
        • View all Developer Centers
      • Training
        • Training Overview
        • My Learning
        • eLearning Catalog
        • Instructor-Led Training Catalog
        • All Altera FPGA Training
        • Learning Plans
        • How to Begin a Simple FPGA Design
        • How To Videos
    • Example Designs
      • FPGA Developer Site
        • Example Designs
        • Zephyr Drivers
        • Linux Drivers
        • See All
      • Design Store
        • Agilex 7
        • Agilex 5
        • MAX 10
        • See All
    • Documentation
      • All FPGA Documentation
        • By Product Family
        • IP Docs
        • Dev Software Docs
        • Release Notes
        • Application Notes
        • Device Overviews
        • Datasheets
        • Errata/Known Issues
        • User Guides
        • Pin Connection Guidelines
        • Pinouts
        • Package Drawings
    • Design Resources
        • Quartus Support Center
        • Step-by-Step Dev Guidance
        • Examples Designs
        • Docs & Resources by Family
        • PCB Resources
        • Package Drawings
        • Pinouts
        • Quality & Reliablity
        • Find Boards / Dev Kits
        • Find IP
        • Find Partners
        • Find Knowledge Articles
    • Partners
        • Find Partners
        • Find Offerings
        • About ASAP
        • Join Now
        • Sign In
    View All Design
    • Support
        • Community Forums
        • Knowledge Articles
        • Premier Support
        • Quality & Reliability
    • About
        • Company Overview
        • Newsroom
        • Careers
        • Blogs
        • Events
  • Contact Us

Breadcrumb

...
Design Resources
FPGA Power Solutions Resources
FPGA SmartVID
Hero Banner image

FPGA SmartVID

Design guidance for SmartVID capable FPGAs Voltage Regulator selection.

Overview Recommended Voltage Regulators Documentation Related Links
left arrow
right arrow

Overview

SmartVID is a feature on select Altera® FPGAs where the device identifies the optimal voltage that it should be operated at, and provides this information to the power regulator via the PMBus. The term represents Smart Voltage IDentification (SmartVID).

The SmartVID feature compensates for process variation by narrowing the process distribution using voltage adaptation. The feature allows a voltage regulator to provide the SmartVID device with VCC and VCCP voltage levels that optimize its performance by dynamic voltage adjustment.  It is managed by the Secure Device Manager (SDM) subsystem.

Several Altera® FPGA Families support the SmartVID which is indicated by a suffix in the ordering part number (OPN), these include:

  • Agilex™ 7 F-Series and I-Series devices with suffix: -V, -E, and -X
  • Agilex™ 7 M-Series devices with suffix: -V, and -E
  • Agilex™ 5 devices with suffix: -V, -E, -S, and -X
  • Stratix® 10 devices with suffix: -V

Table 1. SmartVID device support for PMBus

Important: 

  • The PMBus operating mode is application dependent and must be determined prior to board design to ensure all required signals are supported. 
  • Incorrect implementation may prevent the configuration of the device. 

Each SmartVID device supports PMBus Controller and Target Modes with 1.8-V single-ended I/O standard.

PMBus Interface Signal

PMBus Controller1 Operating Mode

PMBus Target2 Operating Mode

PWRMGT_SCL

Required

Required

PWRMGT_SDA

Required

Required

PWRMGT_ALERT

-

Required

1. Controller formerly master

2. Target formerly slave

Recommended Voltage Regulators

Table 2. Recommended PMBus-Compliant Voltage Regulator

Important: 

  • A PMBus Compliant Voltage Regulator must be used to supply power to SmartVID devices.
  • If the voltage regulator is not properly selected and implemented, the device configuration will fail, and likely result in a costly board spin. 

A PMBus Compliant Voltage Regulator must be used to supply power to SmartVID devices.

FPGA Device Family

Fully Validated1

API Validated Only2

Agilex™ 7
  • ISL682XX
  • ISL69260
  • LTC3888-1
  • LTM4677
  • PXE1410CDM_G005
  • XDPE12284C
  • XDPE15284D

 
  • FS1525
  • MPM3695-10
  • MPM3698
  • MP2975
  • MAX20796
  • MAX20734
  • MAX20743
  • MAX20855
  • XDPE1A2G5B
  • LTC3888
  • LTC3888-2
  • LTM4678
  • LTM4680
  • LTM4681
  • TPS53676

Agilex™ 5
  • TPS53676
  • LTC3882-1
  • ISL68223
  • LTC7883

Stratix® 10
  • LTM4677
  
Column Term Definitions:
  1. Fully Validated: These regulators are regression tested and validated for every release of Quartus® Prime Pro software. Altera® strongly recommends using one of these regulators.
  2. API Validated: These devices are known to be API compatible with the SDM power management firmware but have not been physically tested.

SmartVID Debug Checklist and Voltage Regulator Guidelines

  • Review AN 974: Agilex™ 7 and Stratix® 10 SmartVID Debug Checklist and Voltage Regulator Guidelines documentation before designing the board, this user guide provides the requirements for SmartVID devices and helps designers choose a voltage regulator compatible with power management firmware run by FPGA Secure Device Manager (SDM).

Table 3. Voltage Regulator Coefficients

Important:

  • To prevent configuration failure make sure the Coefficient value for Voltage Regulator is correct when populate the setting in Quartus® Prime Pro Edition Software. 
  • Incorrect coefficients value may cause the Voltage Regulator to provide incorrect voltage value to the FPGA and may cause configuration failure. 

Voltage Regulator​

Vout_Format​

Coefficients ​

Unit​
LTC7883 Linear​ N = -12 Volt​

LTM4677​

Linear​

N = -12​

Volt​
LTM46815 Linear N = -12 Volt

LTC3888​6

LTC3888-16

LTC3888-26

Linear​

N = -12​

Volt​

LTC3882-16

Linear​

N = -12​

Volt​

TPS53676​

Linear​

N = -10​

Volt​

ISL682xx/1xx​

Direct​

m=1, b=0, r=3​

Volt​

m=1, b=0, r=0​

 millivolt

ISL69260​

Direct​

m=1, b=0, r=3​

Volt​

m=1, b=0, r=0​

 millivolt

MAX20796/ MAX20734/43

Linear

N = -9

Volt
MAX20855 VID_Table2 m = 1, b = -490, r = -1 millivolt

MP2975​

VID_Table2

m=2, b=-490, r=-1​

millivolt​

MPM3698​

VID_Table​2

m=200, b=-49, r=0​

Volt​
XDPE 1A2G5B Linear N = -10 Volt​

XDPE 15284D​

Linear​​1

N = -9​

Volt​
XDPE 12284C IMVP92,3 m=1, b=-200, r=-1 millivolt

PXE1410CDM_G005​

VID_Table2,4 (VR12.0 5mV step)​

m=2, b=-490, r=-1​

millivolt

VID_Table2,4 (VR12.5 10mV step)​

m=1, b=-490, r=-1​

millivolt
  1. The default Mode and Exponent associated with the XDPE15284D are configured to support Linear Mode and Exponent of -9.
  2. Set the vout_format to Direct in the Power Management setting when use VR with this vout format.
  3. The default Mode and Coefficients associated with XDPE12284C are configured to support IMVP9.
  4. The default Mode and Coefficients associated with PXE1410CDM_G005 are configured to support VR12.0.
  5. Set the slave device type as LTM4677 in Quartus to use this VR
  6. This VR is having a slow readback response time and tends to cause a longer configuration time.

Table 4. Documentation

User Guide Topic User Guide Description

Power Management User Guides
  • Agilex™ 7 Power Management User Guide
  • Agilex™ 5 Power Management User Guide
  • Stratix® 10 Power Management User Guide 
 These user guides provide information related to SmartVID feature implementations. Review the user guides to understand on the PMBus communication between FPGA and voltage regulator.

Power Distribution Network User Guides
  • Device-Specific Power Delivery Network (PDN) Tool 2.0 User Guide
  • Agilex™ 7 Power Distribution Network Design Guidelines
  • Agilex™ 7 and, Agilex™ 5, Stratix® 10 SmartVID Debug Checklist and Voltage Regulator Guidelines
  • Agilex™ 5 Power Distribution Network Design Guidelines
 These user guides provide information for Power Distribution Network (PDN) that allow you to successfully complete your PDN design, without requiring additional support.
Related Links
  • Power Distribution Network

Still Have Questions?

Get answers for the most common design issues.

Search the Knowledge Base
Other Technologies
  • Ethernet Support Center
  • Device configuration
  • Transceiver PHY IP
  • JESD204B IP
  • Quartus® Prime design software
  • Power solutions
  • PCI Express* IP
  • DisplayPort IP
  • Signal integrity and power integrity
footerbackground
site-footer-logo
Products
  • FPGA, SoCs, CPLD’s
  • Development Software & Tools
  • Development Kits
  • Intellectual Property
Design
  • Download & License Center
  • Design Hub
  • Documentation
  • Training
  • Design Examples
  • Design Resources
  • Partner Network
Support
  • Community Forum
  • Premier Support
  • Knowledge Articles
  • Quality & Reliability
About
  • Company Overview
  • Newsroom
  • Careers
© Altera Corporation Terms of Use Privacy Policy Cookies Trademarks PSIRT